175 lines
3.2 KiB
Plaintext
175 lines
3.2 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "rtl838x.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
compatible = "tplink,t1600g-28ts-v3", "realtek,rtl838x-soc";
|
|
model = "TP-Link T1600G-28TS v3";
|
|
|
|
aliases {
|
|
led-boot = &led_sys;
|
|
led-failsafe = &led_sys;
|
|
led-running = &led_sys;
|
|
led-upgrade = &led_sys;
|
|
label-mac-device = ðernet0;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:38400n8";
|
|
};
|
|
|
|
leds {
|
|
pinctrl-names = "default";
|
|
compatible = "gpio-leds";
|
|
|
|
led_sys: led-0 {
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_STATUS;
|
|
};
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x10000000>;
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0xe0000>;
|
|
read-only;
|
|
};
|
|
partition@e0000 {
|
|
label = "u-boot-env";
|
|
reg = <0xe0000 0x20000>;
|
|
};
|
|
partition@100000 {
|
|
compatible = "denx,uimage";
|
|
label = "firmware";
|
|
reg = <0x100000 0x1a00000>;
|
|
};
|
|
partition@1b00000 {
|
|
label = "usrappfs";
|
|
reg = <0x1b00000 0x400000>;
|
|
};
|
|
partition@1f00000 {
|
|
label = "para";
|
|
reg = <0x1f00000 0x100000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
factory_macaddr: macaddr@fdff4 {
|
|
reg = <0xfdff4 0x6>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet0 {
|
|
nvmem-cells = <&factory_macaddr>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
mdio-bus {
|
|
compatible = "realtek,rtl838x-mdio";
|
|
regmap = <ðernet0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
EXTERNAL_PHY(0)
|
|
EXTERNAL_PHY(1)
|
|
EXTERNAL_PHY(2)
|
|
EXTERNAL_PHY(3)
|
|
EXTERNAL_PHY(4)
|
|
EXTERNAL_PHY(5)
|
|
EXTERNAL_PHY(6)
|
|
EXTERNAL_PHY(7)
|
|
|
|
INTERNAL_PHY(8)
|
|
INTERNAL_PHY(9)
|
|
INTERNAL_PHY(10)
|
|
INTERNAL_PHY(11)
|
|
INTERNAL_PHY(12)
|
|
INTERNAL_PHY(13)
|
|
INTERNAL_PHY(14)
|
|
INTERNAL_PHY(15)
|
|
|
|
EXTERNAL_PHY(16)
|
|
EXTERNAL_PHY(17)
|
|
EXTERNAL_PHY(18)
|
|
EXTERNAL_PHY(19)
|
|
EXTERNAL_PHY(20)
|
|
EXTERNAL_PHY(21)
|
|
EXTERNAL_PHY(22)
|
|
EXTERNAL_PHY(23)
|
|
};
|
|
};
|
|
|
|
&switch0 {
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
SWITCH_PORT(0, 1, qsgmii)
|
|
SWITCH_PORT(1, 2, qsgmii)
|
|
SWITCH_PORT(2, 3, qsgmii)
|
|
SWITCH_PORT(3, 4, qsgmii)
|
|
SWITCH_PORT(4, 5, qsgmii)
|
|
SWITCH_PORT(5, 6, qsgmii)
|
|
SWITCH_PORT(6, 7, qsgmii)
|
|
SWITCH_PORT(7, 8, qsgmii)
|
|
|
|
SWITCH_PORT(8, 9, internal)
|
|
SWITCH_PORT(9, 10, internal)
|
|
SWITCH_PORT(10, 11, internal)
|
|
SWITCH_PORT(11, 12, internal)
|
|
SWITCH_PORT(12, 13, internal)
|
|
SWITCH_PORT(13, 14, internal)
|
|
SWITCH_PORT(14, 15, internal)
|
|
SWITCH_PORT(15, 16, internal)
|
|
|
|
SWITCH_PORT(16, 17, qsgmii)
|
|
SWITCH_PORT(17, 18, qsgmii)
|
|
SWITCH_PORT(18, 19, qsgmii)
|
|
SWITCH_PORT(19, 20, qsgmii)
|
|
SWITCH_PORT(20, 21, qsgmii)
|
|
SWITCH_PORT(21, 22, qsgmii)
|
|
SWITCH_PORT(22, 23, qsgmii)
|
|
SWITCH_PORT(23, 24, qsgmii)
|
|
|
|
port@28 {
|
|
ethernet = <ðernet0>;
|
|
reg = <28>;
|
|
phy-mode = "internal";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|