mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2024-12-19 13:20:36 +00:00
02629d8f87
Targets were build tested and patches are refreshed. Signed-off-by: Luka Perkov <luka@openwrt.org> SVN-Revision: 42463
1018 lines
30 KiB
Diff
1018 lines
30 KiB
Diff
From 46b2ee17d7321149b4d48dd86ee2e346624aa141 Mon Sep 17 00:00:00 2001
|
|
From: Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
Date: Thu, 6 Feb 2014 09:55:58 +0100
|
|
Subject: [PATCH] ARM: sunxi: dt: Convert to the new clock compatibles
|
|
|
|
Switch the device tree to the new compatibles introduced in the clock drivers
|
|
to have a common pattern accross all Allwinner SoCs.
|
|
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
---
|
|
arch/arm/boot/dts/sun4i-a10.dtsi | 60 +++++++++++++++++++--------------------
|
|
arch/arm/boot/dts/sun5i-a10s.dtsi | 48 +++++++++++++++----------------
|
|
arch/arm/boot/dts/sun5i-a13.dtsi | 48 +++++++++++++++----------------
|
|
arch/arm/boot/dts/sun6i-a31.dtsi | 10 +++----
|
|
arch/arm/boot/dts/sun7i-a20.dtsi | 54 +++++++++++++++++------------------
|
|
5 files changed, 110 insertions(+), 110 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/sun4i-a10.dtsi
|
|
+++ b/arch/arm/boot/dts/sun4i-a10.dtsi
|
|
@@ -60,7 +60,7 @@
|
|
|
|
osc24M: clk@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-osc-clk";
|
|
+ compatible = "allwinner,sun4i-a10-osc-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
clock-frequency = <24000000>;
|
|
clock-output-names = "osc24M";
|
|
@@ -75,7 +75,7 @@
|
|
|
|
pll1: clk@01c20000 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20000 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll1";
|
|
@@ -83,7 +83,7 @@
|
|
|
|
pll4: clk@01c20018 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20018 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll4";
|
|
@@ -91,7 +91,7 @@
|
|
|
|
pll5: clk@01c20020 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll5-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll5-clk";
|
|
reg = <0x01c20020 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll5_ddr", "pll5_other";
|
|
@@ -99,7 +99,7 @@
|
|
|
|
pll6: clk@01c20028 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll6-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll6-clk";
|
|
reg = <0x01c20028 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll6_sata", "pll6_other", "pll6";
|
|
@@ -108,7 +108,7 @@
|
|
/* dummy is 200M */
|
|
cpu: cpu@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-cpu-clk";
|
|
+ compatible = "allwinner,sun4i-a10-cpu-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&osc32k>, <&osc24M>, <&pll1>, <&dummy>;
|
|
clock-output-names = "cpu";
|
|
@@ -116,7 +116,7 @@
|
|
|
|
axi: axi@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-axi-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&cpu>;
|
|
clock-output-names = "axi";
|
|
@@ -124,7 +124,7 @@
|
|
|
|
axi_gates: clk@01c2005c {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-axi-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-gates-clk";
|
|
reg = <0x01c2005c 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "axi_dram";
|
|
@@ -132,7 +132,7 @@
|
|
|
|
ahb: ahb@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-ahb-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "ahb";
|
|
@@ -140,7 +140,7 @@
|
|
|
|
ahb_gates: clk@01c20060 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-ahb-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-gates-clk";
|
|
reg = <0x01c20060 0x8>;
|
|
clocks = <&ahb>;
|
|
clock-output-names = "ahb_usb0", "ahb_ehci0",
|
|
@@ -158,7 +158,7 @@
|
|
|
|
apb0: apb0@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb>;
|
|
clock-output-names = "apb0";
|
|
@@ -166,7 +166,7 @@
|
|
|
|
apb0_gates: clk@01c20068 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-apb0-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-gates-clk";
|
|
reg = <0x01c20068 0x4>;
|
|
clocks = <&apb0>;
|
|
clock-output-names = "apb0_codec", "apb0_spdif",
|
|
@@ -176,7 +176,7 @@
|
|
|
|
apb1_mux: apb1_mux@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-mux-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-mux-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
|
|
clock-output-names = "apb1_mux";
|
|
@@ -184,7 +184,7 @@
|
|
|
|
apb1: apb1@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&apb1_mux>;
|
|
clock-output-names = "apb1";
|
|
@@ -192,7 +192,7 @@
|
|
|
|
apb1_gates: clk@01c2006c {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-apb1-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-gates-clk";
|
|
reg = <0x01c2006c 0x4>;
|
|
clocks = <&apb1>;
|
|
clock-output-names = "apb1_i2c0", "apb1_i2c1",
|
|
@@ -205,7 +205,7 @@
|
|
|
|
nand_clk: clk@01c20080 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20080 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "nand";
|
|
@@ -213,7 +213,7 @@
|
|
|
|
ms_clk: clk@01c20084 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20084 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ms";
|
|
@@ -221,7 +221,7 @@
|
|
|
|
mmc0_clk: clk@01c20088 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20088 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc0";
|
|
@@ -229,7 +229,7 @@
|
|
|
|
mmc1_clk: clk@01c2008c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2008c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc1";
|
|
@@ -237,7 +237,7 @@
|
|
|
|
mmc2_clk: clk@01c20090 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20090 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc2";
|
|
@@ -245,7 +245,7 @@
|
|
|
|
mmc3_clk: clk@01c20094 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20094 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc3";
|
|
@@ -253,7 +253,7 @@
|
|
|
|
ts_clk: clk@01c20098 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20098 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ts";
|
|
@@ -261,7 +261,7 @@
|
|
|
|
ss_clk: clk@01c2009c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2009c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ss";
|
|
@@ -269,7 +269,7 @@
|
|
|
|
spi0_clk: clk@01c200a0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi0";
|
|
@@ -277,7 +277,7 @@
|
|
|
|
spi1_clk: clk@01c200a4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi1";
|
|
@@ -285,7 +285,7 @@
|
|
|
|
spi2_clk: clk@01c200a8 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a8 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi2";
|
|
@@ -293,7 +293,7 @@
|
|
|
|
pata_clk: clk@01c200ac {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200ac 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "pata";
|
|
@@ -301,7 +301,7 @@
|
|
|
|
ir0_clk: clk@01c200b0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir0";
|
|
@@ -309,7 +309,7 @@
|
|
|
|
ir1_clk: clk@01c200b4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir1";
|
|
@@ -326,7 +326,7 @@
|
|
|
|
spi3_clk: clk@01c200d4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200d4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi3";
|
|
--- a/arch/arm/boot/dts/sun5i-a10s.dtsi
|
|
+++ b/arch/arm/boot/dts/sun5i-a10s.dtsi
|
|
@@ -49,7 +49,7 @@
|
|
|
|
osc24M: clk@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-osc-clk";
|
|
+ compatible = "allwinner,sun4i-a10-osc-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
clock-frequency = <24000000>;
|
|
clock-output-names = "osc24M";
|
|
@@ -64,7 +64,7 @@
|
|
|
|
pll1: clk@01c20000 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20000 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll1";
|
|
@@ -72,7 +72,7 @@
|
|
|
|
pll4: clk@01c20018 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20018 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll4";
|
|
@@ -80,7 +80,7 @@
|
|
|
|
pll5: clk@01c20020 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll5-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll5-clk";
|
|
reg = <0x01c20020 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll5_ddr", "pll5_other";
|
|
@@ -88,7 +88,7 @@
|
|
|
|
pll6: clk@01c20028 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll6-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll6-clk";
|
|
reg = <0x01c20028 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll6_sata", "pll6_other", "pll6";
|
|
@@ -97,7 +97,7 @@
|
|
/* dummy is 200M */
|
|
cpu: cpu@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-cpu-clk";
|
|
+ compatible = "allwinner,sun4i-a10-cpu-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&osc32k>, <&osc24M>, <&pll1>, <&dummy>;
|
|
clock-output-names = "cpu";
|
|
@@ -105,7 +105,7 @@
|
|
|
|
axi: axi@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-axi-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&cpu>;
|
|
clock-output-names = "axi";
|
|
@@ -113,7 +113,7 @@
|
|
|
|
axi_gates: clk@01c2005c {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-axi-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-gates-clk";
|
|
reg = <0x01c2005c 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "axi_dram";
|
|
@@ -121,7 +121,7 @@
|
|
|
|
ahb: ahb@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-ahb-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "ahb";
|
|
@@ -143,7 +143,7 @@
|
|
|
|
apb0: apb0@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb>;
|
|
clock-output-names = "apb0";
|
|
@@ -160,7 +160,7 @@
|
|
|
|
apb1_mux: apb1_mux@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-mux-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-mux-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
|
|
clock-output-names = "apb1_mux";
|
|
@@ -168,7 +168,7 @@
|
|
|
|
apb1: apb1@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&apb1_mux>;
|
|
clock-output-names = "apb1";
|
|
@@ -186,7 +186,7 @@
|
|
|
|
nand_clk: clk@01c20080 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20080 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "nand";
|
|
@@ -194,7 +194,7 @@
|
|
|
|
ms_clk: clk@01c20084 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20084 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ms";
|
|
@@ -202,7 +202,7 @@
|
|
|
|
mmc0_clk: clk@01c20088 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20088 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc0";
|
|
@@ -210,7 +210,7 @@
|
|
|
|
mmc1_clk: clk@01c2008c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2008c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc1";
|
|
@@ -218,7 +218,7 @@
|
|
|
|
mmc2_clk: clk@01c20090 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20090 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc2";
|
|
@@ -226,7 +226,7 @@
|
|
|
|
ts_clk: clk@01c20098 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20098 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ts";
|
|
@@ -234,7 +234,7 @@
|
|
|
|
ss_clk: clk@01c2009c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2009c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ss";
|
|
@@ -242,7 +242,7 @@
|
|
|
|
spi0_clk: clk@01c200a0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi0";
|
|
@@ -250,7 +250,7 @@
|
|
|
|
spi1_clk: clk@01c200a4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi1";
|
|
@@ -258,7 +258,7 @@
|
|
|
|
spi2_clk: clk@01c200a8 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a8 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi2";
|
|
@@ -266,7 +266,7 @@
|
|
|
|
ir0_clk: clk@01c200b0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir0";
|
|
@@ -283,7 +283,7 @@
|
|
|
|
mbus_clk: clk@01c2015c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2015c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mbus";
|
|
--- a/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
+++ b/arch/arm/boot/dts/sun5i-a13.dtsi
|
|
@@ -54,7 +54,7 @@
|
|
|
|
osc24M: clk@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-osc-clk";
|
|
+ compatible = "allwinner,sun4i-a10-osc-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
clock-frequency = <24000000>;
|
|
clock-output-names = "osc24M";
|
|
@@ -69,7 +69,7 @@
|
|
|
|
pll1: clk@01c20000 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20000 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll1";
|
|
@@ -77,7 +77,7 @@
|
|
|
|
pll4: clk@01c20018 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20018 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll4";
|
|
@@ -85,7 +85,7 @@
|
|
|
|
pll5: clk@01c20020 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll5-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll5-clk";
|
|
reg = <0x01c20020 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll5_ddr", "pll5_other";
|
|
@@ -93,7 +93,7 @@
|
|
|
|
pll6: clk@01c20028 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll6-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll6-clk";
|
|
reg = <0x01c20028 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll6_sata", "pll6_other", "pll6";
|
|
@@ -102,7 +102,7 @@
|
|
/* dummy is 200M */
|
|
cpu: cpu@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-cpu-clk";
|
|
+ compatible = "allwinner,sun4i-a10-cpu-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&osc32k>, <&osc24M>, <&pll1>, <&dummy>;
|
|
clock-output-names = "cpu";
|
|
@@ -110,7 +110,7 @@
|
|
|
|
axi: axi@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-axi-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&cpu>;
|
|
clock-output-names = "axi";
|
|
@@ -118,7 +118,7 @@
|
|
|
|
axi_gates: clk@01c2005c {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-axi-gates-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-gates-clk";
|
|
reg = <0x01c2005c 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "axi_dram";
|
|
@@ -126,7 +126,7 @@
|
|
|
|
ahb: ahb@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-ahb-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "ahb";
|
|
@@ -147,7 +147,7 @@
|
|
|
|
apb0: apb0@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb>;
|
|
clock-output-names = "apb0";
|
|
@@ -163,7 +163,7 @@
|
|
|
|
apb1_mux: apb1_mux@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-mux-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-mux-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
|
|
clock-output-names = "apb1_mux";
|
|
@@ -171,7 +171,7 @@
|
|
|
|
apb1: apb1@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&apb1_mux>;
|
|
clock-output-names = "apb1";
|
|
@@ -188,7 +188,7 @@
|
|
|
|
nand_clk: clk@01c20080 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20080 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "nand";
|
|
@@ -196,7 +196,7 @@
|
|
|
|
ms_clk: clk@01c20084 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20084 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ms";
|
|
@@ -204,7 +204,7 @@
|
|
|
|
mmc0_clk: clk@01c20088 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20088 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc0";
|
|
@@ -212,7 +212,7 @@
|
|
|
|
mmc1_clk: clk@01c2008c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2008c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc1";
|
|
@@ -220,7 +220,7 @@
|
|
|
|
mmc2_clk: clk@01c20090 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20090 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc2";
|
|
@@ -228,7 +228,7 @@
|
|
|
|
ts_clk: clk@01c20098 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20098 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ts";
|
|
@@ -236,7 +236,7 @@
|
|
|
|
ss_clk: clk@01c2009c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2009c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ss";
|
|
@@ -244,7 +244,7 @@
|
|
|
|
spi0_clk: clk@01c200a0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi0";
|
|
@@ -252,7 +252,7 @@
|
|
|
|
spi1_clk: clk@01c200a4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi1";
|
|
@@ -260,7 +260,7 @@
|
|
|
|
spi2_clk: clk@01c200a8 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a8 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi2";
|
|
@@ -268,7 +268,7 @@
|
|
|
|
ir0_clk: clk@01c200b0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir0";
|
|
@@ -285,7 +285,7 @@
|
|
|
|
mbus_clk: clk@01c2015c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2015c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mbus";
|
|
--- a/arch/arm/boot/dts/sun6i-a31.dtsi
|
|
+++ b/arch/arm/boot/dts/sun6i-a31.dtsi
|
|
@@ -95,7 +95,7 @@
|
|
|
|
cpu: cpu@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-cpu-clk";
|
|
+ compatible = "allwinner,sun4i-a10-cpu-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
|
|
/*
|
|
@@ -110,7 +110,7 @@
|
|
|
|
axi: axi@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-axi-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
clocks = <&cpu>;
|
|
clock-output-names = "axi";
|
|
@@ -126,7 +126,7 @@
|
|
|
|
ahb1: ahb1@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-ahb-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb1_mux>;
|
|
clock-output-names = "ahb1";
|
|
@@ -155,7 +155,7 @@
|
|
|
|
apb1: apb1@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb1>;
|
|
clock-output-names = "apb1";
|
|
@@ -173,7 +173,7 @@
|
|
|
|
apb2_mux: apb2_mux@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-mux-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-mux-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&osc32k>, <&osc24M>, <&pll6>, <&pll6>;
|
|
clock-output-names = "apb2_mux";
|
|
--- a/arch/arm/boot/dts/sun7i-a20.dtsi
|
|
+++ b/arch/arm/boot/dts/sun7i-a20.dtsi
|
|
@@ -64,7 +64,7 @@
|
|
|
|
osc24M: clk@01c20050 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-osc-clk";
|
|
+ compatible = "allwinner,sun4i-a10-osc-clk";
|
|
reg = <0x01c20050 0x4>;
|
|
clock-frequency = <24000000>;
|
|
clock-output-names = "osc24M";
|
|
@@ -79,7 +79,7 @@
|
|
|
|
pll1: clk@01c20000 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20000 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll1";
|
|
@@ -87,7 +87,7 @@
|
|
|
|
pll4: clk@01c20018 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-pll1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll1-clk";
|
|
reg = <0x01c20018 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll4";
|
|
@@ -95,7 +95,7 @@
|
|
|
|
pll5: clk@01c20020 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll5-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll5-clk";
|
|
reg = <0x01c20020 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll5_ddr", "pll5_other";
|
|
@@ -103,7 +103,7 @@
|
|
|
|
pll6: clk@01c20028 {
|
|
#clock-cells = <1>;
|
|
- compatible = "allwinner,sun4i-pll6-clk";
|
|
+ compatible = "allwinner,sun4i-a10-pll6-clk";
|
|
reg = <0x01c20028 0x4>;
|
|
clocks = <&osc24M>;
|
|
clock-output-names = "pll6_sata", "pll6_other", "pll6";
|
|
@@ -111,7 +111,7 @@
|
|
|
|
cpu: cpu@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-cpu-clk";
|
|
+ compatible = "allwinner,sun4i-a10-cpu-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll6 1>;
|
|
clock-output-names = "cpu";
|
|
@@ -119,7 +119,7 @@
|
|
|
|
axi: axi@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-axi-clk";
|
|
+ compatible = "allwinner,sun4i-a10-axi-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&cpu>;
|
|
clock-output-names = "axi";
|
|
@@ -127,7 +127,7 @@
|
|
|
|
ahb: ahb@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-ahb-clk";
|
|
+ compatible = "allwinner,sun4i-a10-ahb-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&axi>;
|
|
clock-output-names = "ahb";
|
|
@@ -155,7 +155,7 @@
|
|
|
|
apb0: apb0@01c20054 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb0-clk";
|
|
reg = <0x01c20054 0x4>;
|
|
clocks = <&ahb>;
|
|
clock-output-names = "apb0";
|
|
@@ -174,7 +174,7 @@
|
|
|
|
apb1_mux: apb1_mux@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-mux-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-mux-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&osc32k>;
|
|
clock-output-names = "apb1_mux";
|
|
@@ -182,7 +182,7 @@
|
|
|
|
apb1: apb1@01c20058 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-apb1-clk";
|
|
+ compatible = "allwinner,sun4i-a10-apb1-clk";
|
|
reg = <0x01c20058 0x4>;
|
|
clocks = <&apb1_mux>;
|
|
clock-output-names = "apb1";
|
|
@@ -203,7 +203,7 @@
|
|
|
|
nand_clk: clk@01c20080 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20080 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "nand";
|
|
@@ -211,7 +211,7 @@
|
|
|
|
ms_clk: clk@01c20084 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20084 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ms";
|
|
@@ -219,7 +219,7 @@
|
|
|
|
mmc0_clk: clk@01c20088 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20088 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc0";
|
|
@@ -227,7 +227,7 @@
|
|
|
|
mmc1_clk: clk@01c2008c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2008c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc1";
|
|
@@ -235,7 +235,7 @@
|
|
|
|
mmc2_clk: clk@01c20090 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20090 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc2";
|
|
@@ -243,7 +243,7 @@
|
|
|
|
mmc3_clk: clk@01c20094 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20094 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "mmc3";
|
|
@@ -251,7 +251,7 @@
|
|
|
|
ts_clk: clk@01c20098 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c20098 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ts";
|
|
@@ -259,7 +259,7 @@
|
|
|
|
ss_clk: clk@01c2009c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2009c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ss";
|
|
@@ -267,7 +267,7 @@
|
|
|
|
spi0_clk: clk@01c200a0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi0";
|
|
@@ -275,7 +275,7 @@
|
|
|
|
spi1_clk: clk@01c200a4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi1";
|
|
@@ -283,7 +283,7 @@
|
|
|
|
spi2_clk: clk@01c200a8 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200a8 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi2";
|
|
@@ -291,7 +291,7 @@
|
|
|
|
pata_clk: clk@01c200ac {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200ac 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "pata";
|
|
@@ -299,7 +299,7 @@
|
|
|
|
ir0_clk: clk@01c200b0 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b0 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir0";
|
|
@@ -307,7 +307,7 @@
|
|
|
|
ir1_clk: clk@01c200b4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200b4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "ir1";
|
|
@@ -324,7 +324,7 @@
|
|
|
|
spi3_clk: clk@01c200d4 {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c200d4 0x4>;
|
|
clocks = <&osc24M>, <&pll6 1>, <&pll5 1>;
|
|
clock-output-names = "spi3";
|
|
@@ -332,7 +332,7 @@
|
|
|
|
mbus_clk: clk@01c2015c {
|
|
#clock-cells = <0>;
|
|
- compatible = "allwinner,sun4i-mod0-clk";
|
|
+ compatible = "allwinner,sun4i-a10-mod0-clk";
|
|
reg = <0x01c2015c 0x4>;
|
|
clocks = <&osc24M>, <&pll6 2>, <&pll5 1>;
|
|
clock-output-names = "mbus";
|