75 lines
2.2 KiB
Diff
75 lines
2.2 KiB
Diff
From dec551d2301f71a692ed1729a323c8259d36f849 Mon Sep 17 00:00:00 2001
|
|
From: Linus Walleij <linus.walleij@linaro.org>
|
|
Date: Wed, 11 Oct 2017 19:49:13 +0200
|
|
Subject: [PATCH 15/31] ARM: dts: Add PCI to WBD111 and WBD222
|
|
|
|
These two boards have mini-PCI card slots, so enable PCI
|
|
on both of them.
|
|
|
|
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
|
|
---
|
|
arch/arm/boot/dts/gemini-wbd111.dts | 22 ++++++++++++++++++++++
|
|
arch/arm/boot/dts/gemini-wbd222.dts | 22 ++++++++++++++++++++++
|
|
2 files changed, 44 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/gemini-wbd111.dts
|
|
+++ b/arch/arm/boot/dts/gemini-wbd111.dts
|
|
@@ -138,5 +138,27 @@
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&gpio0_default_pins>;
|
|
};
|
|
+
|
|
+ pci@50000000 {
|
|
+ status = "okay";
|
|
+ interrupt-map-mask = <0xf800 0 0 7>;
|
|
+ interrupt-map =
|
|
+ <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
|
|
+ <0x4800 0 0 2 &pci_intc 1>,
|
|
+ <0x4800 0 0 3 &pci_intc 2>,
|
|
+ <0x4800 0 0 4 &pci_intc 3>,
|
|
+ <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
|
|
+ <0x5000 0 0 2 &pci_intc 2>,
|
|
+ <0x5000 0 0 3 &pci_intc 3>,
|
|
+ <0x5000 0 0 4 &pci_intc 0>,
|
|
+ <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
|
|
+ <0x5800 0 0 2 &pci_intc 3>,
|
|
+ <0x5800 0 0 3 &pci_intc 0>,
|
|
+ <0x5800 0 0 4 &pci_intc 1>,
|
|
+ <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
|
|
+ <0x6000 0 0 2 &pci_intc 0>,
|
|
+ <0x6000 0 0 3 &pci_intc 1>,
|
|
+ <0x6000 0 0 4 &pci_intc 2>;
|
|
+ };
|
|
};
|
|
};
|
|
--- a/arch/arm/boot/dts/gemini-wbd222.dts
|
|
+++ b/arch/arm/boot/dts/gemini-wbd222.dts
|
|
@@ -143,5 +143,27 @@
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&gpio0_default_pins>;
|
|
};
|
|
+
|
|
+ pci@50000000 {
|
|
+ status = "okay";
|
|
+ interrupt-map-mask = <0xf800 0 0 7>;
|
|
+ interrupt-map =
|
|
+ <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
|
|
+ <0x4800 0 0 2 &pci_intc 1>,
|
|
+ <0x4800 0 0 3 &pci_intc 2>,
|
|
+ <0x4800 0 0 4 &pci_intc 3>,
|
|
+ <0x5000 0 0 1 &pci_intc 1>, /* Slot 10 */
|
|
+ <0x5000 0 0 2 &pci_intc 2>,
|
|
+ <0x5000 0 0 3 &pci_intc 3>,
|
|
+ <0x5000 0 0 4 &pci_intc 0>,
|
|
+ <0x5800 0 0 1 &pci_intc 2>, /* Slot 11 */
|
|
+ <0x5800 0 0 2 &pci_intc 3>,
|
|
+ <0x5800 0 0 3 &pci_intc 0>,
|
|
+ <0x5800 0 0 4 &pci_intc 1>,
|
|
+ <0x6000 0 0 1 &pci_intc 3>, /* Slot 12 */
|
|
+ <0x6000 0 0 2 &pci_intc 0>,
|
|
+ <0x6000 0 0 3 &pci_intc 1>,
|
|
+ <0x6000 0 0 4 &pci_intc 2>;
|
|
+ };
|
|
};
|
|
};
|