39 lines
1.0 KiB
Diff
39 lines
1.0 KiB
Diff
From 8a4540321e8bcf7a5b485c332a2e78f3501c78ed Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Thu, 29 Nov 2018 22:29:36 +0100
|
|
Subject: [PATCH] ipq40xx: Fix booting secondary cores
|
|
|
|
Add the second part of old 071-qcom-ipq4019-use-v2-of-the-kpss-bringup-mechanism.patch
|
|
We dont modify the patch itself as its upstream and this change is not.
|
|
|
|
Originally added by Mantas Pucka Mantas Pucka <mantas@8devices.com>
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq4019.dtsi | 7 +++++++
|
|
1 file changed, 7 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
|
@@ -102,6 +102,7 @@
|
|
L2: l2-cache {
|
|
compatible = "cache";
|
|
cache-level = <2>;
|
|
+ qcom,saw = <&saw_l2>;
|
|
};
|
|
};
|
|
|
|
@@ -341,6 +342,12 @@
|
|
regulator;
|
|
};
|
|
|
|
+ saw_l2: regulator@b012000 {
|
|
+ compatible = "qcom,saw2";
|
|
+ reg = <0xb012000 0x1000>;
|
|
+ regulator;
|
|
+ };
|
|
+
|
|
blsp1_uart1: serial@78af000 {
|
|
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
|
reg = <0x78af000 0x200>;
|