mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2024-12-23 07:03:44 +00:00
b5f32064ed
Qualcomm Atheros IPQ807x is a modern WiSoC featuring: * Quad Core ARMv8 Cortex A-53 * @ 2.2 GHz (IPQ8072A/4A/6A/8A) Codename Hawkeye * @ 1.4 GHz (IPQ8070A/1A) Codename Acorn * Dual Band simultaneaous IEEE 802.11ax * 5G: 8x8/80 or 4x4/160MHz (IPQ8074A/8A) * 5G: 4x4/80 or 2x2/160MHz (IPQ8071A/2A/6A) * 5G: 2x2/80MHz (IPQ8070A) * 2G: 4x4/40MHz (IPQ8072A/4A/6A/8A) * 2G: 2x2/40MHz (IPQ8070A/1A) * 1x PSGMII via QCA8072/5 (Max 5x 1GbE ports) * 2x SGMII/USXGMII (1/2.5/5/10 GbE) on Hawkeye * 2x SGMII/USXGMII (1/2.5/5 GbE) on Acorn * DDR3L/4 32/16 bit up to 2400MT/s * SDIO 3.0/SD card 3.0/eMMC 5.1 * Dual USB 3.0 * One PCIe Gen2.1 and one PCIe Gen3.0 port (Single lane) * Parallel NAND (ONFI)/LCD * 6x QUP BLSP SPI/I2C/UART * I2S, PCM, and TDMA * HW PWM * 1.8V configurable GPIO * Companion PMP8074 PMIC via SPMI (GPIOS, RTC etc) Note that only v2 SOC models aka the ones ending with A suffix are supported, v1 models do not comply to the final 802.11ax and have lower clocks, lack the Gen3 PCIe etc. SoC itself has two UBI32 cores for the NSS offloading system, however currently no offloading is supported. Signed-off-by: Robert Marko <robimarko@gmail.com>
62 lines
2.0 KiB
Diff
62 lines
2.0 KiB
Diff
From 6f39b05b13e7be39919fd8d235bb0e63ecabf190 Mon Sep 17 00:00:00 2001
|
|
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Date: Tue, 5 Apr 2022 08:34:43 +0200
|
|
Subject: [PATCH] arm64: dts: qcom: align dmas in I2C/SPI/UART with DT schema
|
|
|
|
The DT schema expects dma channels in tx-rx order. No functional
|
|
change.
|
|
|
|
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
|
|
Link: https://lore.kernel.org/r/20220405063451.12011-2-krzysztof.kozlowski@linaro.org
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq8074.dtsi | 16 ++++++++--------
|
|
1 file changed, 8 insertions(+), 8 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
|
|
@@ -471,8 +471,8 @@
|
|
<&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 15>, <&blsp_dma 14>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 14>, <&blsp_dma 15>;
|
|
+ dma-names = "tx", "rx";
|
|
pinctrl-0 = <&i2c_0_pins>;
|
|
pinctrl-names = "default";
|
|
status = "disabled";
|
|
@@ -488,8 +488,8 @@
|
|
<&gcc GCC_BLSP1_QUP3_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <100000>;
|
|
- dmas = <&blsp_dma 17>, <&blsp_dma 16>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 16>, <&blsp_dma 17>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -503,8 +503,8 @@
|
|
<&gcc GCC_BLSP1_QUP5_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <400000>;
|
|
- dmas = <&blsp_dma 21>, <&blsp_dma 20>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 20>, <&blsp_dma 21>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|
|
@@ -518,8 +518,8 @@
|
|
<&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>;
|
|
clock-names = "iface", "core";
|
|
clock-frequency = <100000>;
|
|
- dmas = <&blsp_dma 23>, <&blsp_dma 22>;
|
|
- dma-names = "rx", "tx";
|
|
+ dmas = <&blsp_dma 22>, <&blsp_dma 23>;
|
|
+ dma-names = "tx", "rx";
|
|
status = "disabled";
|
|
};
|
|
|