mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2024-12-12 18:05:15 +00:00
f02f6aaa8d
Currently, ipq807x only covers Qualcomm IPQ807x SoC-s. However, Qualcomm also has IPQ60xx and IPQ50xx SoC-s under the AX WiSoC-s and they share a lot of stuff with IPQ807x, especially IPQ60xx so to avoid duplicating kernel patches and everything lets make a common target with per SoC subtargets. Start doing that by renaming ipq807x to qualcommax so that dependencies on ipq807x target can be updated. Signed-off-by: Robert Marko <robimarko@gmail.com>
40 lines
1.4 KiB
Diff
40 lines
1.4 KiB
Diff
From e78a40eb24187a8b4f9b89e2181f674df39c2013 Mon Sep 17 00:00:00 2001
|
|
From: Robert Marko <robimarko@gmail.com>
|
|
Date: Mon, 7 Nov 2022 14:29:00 +0100
|
|
Subject: [PATCH] dt-bindings: clock: qcom: ipq8074: add missing networking
|
|
resets
|
|
|
|
Add bindings for the missing networking resets found in IPQ8074 GCC.
|
|
|
|
Signed-off-by: Robert Marko <robimarko@gmail.com>
|
|
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
|
|
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
|
|
Link: https://lore.kernel.org/r/20221107132901.489240-2-robimarko@gmail.com
|
|
---
|
|
include/dt-bindings/clock/qcom,gcc-ipq8074.h | 14 ++++++++++++++
|
|
1 file changed, 14 insertions(+)
|
|
|
|
--- a/include/dt-bindings/clock/qcom,gcc-ipq8074.h
|
|
+++ b/include/dt-bindings/clock/qcom,gcc-ipq8074.h
|
|
@@ -367,6 +367,20 @@
|
|
#define GCC_PCIE1_AHB_ARES 129
|
|
#define GCC_PCIE1_AXI_MASTER_STICKY_ARES 130
|
|
#define GCC_PCIE0_AXI_SLAVE_STICKY_ARES 131
|
|
+#define GCC_PPE_FULL_RESET 132
|
|
+#define GCC_UNIPHY0_SOFT_RESET 133
|
|
+#define GCC_UNIPHY0_XPCS_RESET 134
|
|
+#define GCC_UNIPHY1_SOFT_RESET 135
|
|
+#define GCC_UNIPHY1_XPCS_RESET 136
|
|
+#define GCC_UNIPHY2_SOFT_RESET 137
|
|
+#define GCC_UNIPHY2_XPCS_RESET 138
|
|
+#define GCC_EDMA_HW_RESET 139
|
|
+#define GCC_NSSPORT1_RESET 140
|
|
+#define GCC_NSSPORT2_RESET 141
|
|
+#define GCC_NSSPORT3_RESET 142
|
|
+#define GCC_NSSPORT4_RESET 143
|
|
+#define GCC_NSSPORT5_RESET 144
|
|
+#define GCC_NSSPORT6_RESET 145
|
|
|
|
#define USB0_GDSC 0
|
|
#define USB1_GDSC 1
|