RepoMirrors/openwrt
1
0
Fork 0
mirror of git://git.openwrt.org/openwrt/openwrt.git synced 2025-03-07 22:24:11 +00:00
Code Issues Packages Projects Releases Wiki Activity

mediatek: don't break auxadc without 32k clk

Browse Source 
Make the newly added 32k clock optional for the auxadc driver also used
on pre-filogic platforms.

Signed-off-by: Daniel Golle <daniel@makrotopia.org>
This commit is contained in:
Daniel Golle 2022-10-16 19:35:50 +01:00
parent b63d6d4730
commit b00640bd06
No known key found for this signature in database
GPG Key ID: 5A8F39C31C3217CA
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
target/linux/mediatek/patches-5.15/501-auxadc-add-auxadc-32k-clk.patch
View File

@ -8,14 +8,16 @@
struct mutex lock;
const struct mtk_auxadc_compatible *dev_comp;
};
@@ -222,6 +223,12 @@ static int __maybe_unused mt6577_auxadc_
@@ -222,6 +223,14 @@ static int __maybe_unused mt6577_auxadc_
return ret;
}
+ ret = clk_prepare_enable(adc_dev->adc_32k_clk);
+ if (ret) {
+ pr_err("failed to enable auxadc clock\n");
+ return ret;
+ if (!IS_ERR(adc_dev->adc_32k_clk)) {
+ ret = clk_prepare_enable(adc_dev->adc_32k_clk);
+ if (ret) {
+ pr_err("failed to enable auxadc clock\n");
+ return ret;
+ }
+ }
+
mt6577_auxadc_mod_reg(adc_dev->reg_base + MT6577_AUXADC_MISC,