RepoMirrors/openwrt
1
0
Fork 0
mirror of git://git.openwrt.org/openwrt/openwrt.git synced 2024-12-22 06:41:17 +00:00
Code Issues Packages Projects Releases Wiki Activity

realtek: use upstream recommendation for secondary CPU start

Browse Source 
Currently we fix interrupts/timers for the secondary CPU by patching
vsmp_init_secondary(). Get a little bit more generic and use the
upstream recommended way instead. Additionally avoid a check around
register_cps_smp_ops() because it does that itself.

See https://lkml.org/lkml/2022/9/12/522

Signed-off-by: Markus Stockhausen <markus.stockhausen@gmx.de>
This commit is contained in:
Markus Stockhausen 2022-09-18 20:30:39 +02:00 committed by Sander Vanheule
parent bcb5d6b21b
commit 3f41360eb7
2 changed files with 31 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
target/linux/realtek/files-5.10/arch/mips/rtl838x/prom.c
View File

@ -29,6 +29,28 @@ extern const char __appended_dtb;
struct rtl83xx_soc_info soc_info;
const void *fdt;
#ifdef CONFIG_MIPS_MT_SMP
extern const struct plat_smp_ops vsmp_smp_ops;
static void rtl_init_secondary(void)
{
/*
* MIPS timer interrupt might fire like crazy if not used or initialized
* properly. Silence it by setting the maximum possible interval.
*/
write_c0_compare(0);
/*
* Enable all CPU interrupts, as everything is managed by the external
* controller. TODO: Standard vsmp_init_secondary() has special treatment for
* Malta if external GIC is available. Maybe we need this too.
*/
if (mips_gic_present())
pr_warn("%s: GIC present. Maybe interrupt enabling required.\n", __func__);
else
set_c0_status(ST0_IM);
}
#endif
const char *get_system_type(void)
{
return soc_info.name;
@ -193,15 +215,19 @@ void __init prom_init(void)
prom_init_cmdline();
#ifdef CONFIG_MIPS_CPS
if (!register_cps_smp_ops()) {
if (!register_cps_smp_ops())
return;
}
#endif
#ifdef CONFIG_MIPS_MT_SMP
if (!register_vsmp_smp_ops()) {
if (cpu_has_mipsmt) {
struct plat_smp_ops rtl_smp_ops;
rtl_smp_ops = vsmp_smp_ops;
rtl_smp_ops.init_secondary = rtl_init_secondary;
register_smp_ops(&rtl_smp_ops);
return;
}
#endif
register_up_smp_ops();
}

21
target/linux/realtek/patches-5.10/309-cevt-rtl9300-support.patch
View File

@ -31,24 +31,3 @@
#ifdef CONFIG_CEVT_R4K
return r4k_clockevent_init();
#else
--- a/arch/mips/kernel/smp-mt.c
+++ b/arch/mips/kernel/smp-mt.c
@@ -108,12 +108,18 @@ static void __init smvp_tc_init(unsigned
static void vsmp_init_secondary(void)
{
/* This is Malta specific: IPI,performance and timer interrupts */
+
+ /* RTL9300 Clear internal timer interrupt */
+ write_c0_compare(0);
+
if (mips_gic_present())
change_c0_status(ST0_IM, STATUSF_IP2 | STATUSF_IP3 |
STATUSF_IP4 | STATUSF_IP5 |
STATUSF_IP6 | STATUSF_IP7);
else
change_c0_status(ST0_IM, STATUSF_IP0 | STATUSF_IP1 |
+ STATUSF_IP2 | STATUSF_IP3 |
+ STATUSF_IP4 | STATUSF_IP5 |
STATUSF_IP6 | STATUSF_IP7);
}