mirror of
git://git.openwrt.org/openwrt/openwrt.git
synced 2025-01-18 04:40:59 +00:00
realtek: enable uart1 on the devices with PoE support in 5.10
On the devices with PoE support, the secondary UART (uart1) on the SoC is used to communicate between the SoC and controller. Enable the secondary UART on the following devices: - D-Link DGS-1210-10P - Netgear GS110TPP v1 - Netgear GS310TP v1 - ZyXEL GS1900-8HP v1/v2 - ZyXEL GS1900-10HP - ZyXEL GS1900-24HP v2 Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com>
This commit is contained in:
parent
45b2a5d840
commit
216011e424
@ -6,3 +6,7 @@
|
||||
compatible = "netgear,gs110tpp-v1", "realtek,rtl838x-soc";
|
||||
model = "Netgear GS110TPP v1";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
@ -8,6 +8,10 @@
|
||||
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mdio {
|
||||
INTERNAL_PHY(24)
|
||||
INTERNAL_PHY(26)
|
||||
|
@ -45,6 +45,10 @@
|
||||
};
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mdio {
|
||||
INTERNAL_PHY(24)
|
||||
INTERNAL_PHY(26)
|
||||
|
@ -6,3 +6,7 @@
|
||||
compatible = "zyxel,gs1900-8hp-v1", "realtek,rtl838x-soc";
|
||||
model = "ZyXEL GS1900-8HP v1 Switch";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
@ -6,3 +6,7 @@
|
||||
compatible = "zyxel,gs1900-8hp-v2", "realtek,rtl838x-soc";
|
||||
model = "ZyXEL GS1900-8HP v2 Switch";
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
@ -102,6 +102,10 @@
|
||||
};
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
ðernet0 {
|
||||
mdio: mdio-bus {
|
||||
compatible = "realtek,rtl838x-mdio";
|
||||
|
@ -45,6 +45,10 @@
|
||||
};
|
||||
};
|
||||
|
||||
&uart1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&mdio {
|
||||
EXTERNAL_PHY(0)
|
||||
EXTERNAL_PHY(1)
|
||||
|
Loading…
Reference in New Issue
Block a user