29 lines
762 B
Diff
29 lines
762 B
Diff
|
From c2a90025ad09d830c8d8ae69f485eac6aaaa2472 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Quentin Schulz <quentin.schulz@bootlin.com>
|
||
|
|
Date: Thu, 4 Oct 2018 14:22:03 +0200
|
||
|
|
Subject: [PATCH] phy: add QSGMII and PCIE modes
|
||
|
|
|
||
|
|
Prepare for upcoming phys that'll handle QSGMII or PCIe.
|
||
|
|
|
||
|
|
Reviewed-by: Florian Fainelli <f.fainelli@gmail.com>
|
||
|
|
Signed-off-by: Quentin Schulz <quentin.schulz@bootlin.com>
|
||
|
|
Signed-off-by: David S. Miller <davem@davemloft.net>
|
||
|
|
---
|
||
|
|
include/linux/phy/phy.h | 2 ++
|
||
|
|
1 file changed, 2 insertions(+)
|
||
|
|
|
||
|
|
--- a/include/linux/phy/phy.h
|
||
|
|
+++ b/include/linux/phy/phy.h
|
||
|
|
@@ -37,9 +37,11 @@ enum phy_mode {
|
||
|
|
PHY_MODE_USB_OTG,
|
||
|
|
PHY_MODE_SGMII,
|
||
|
|
PHY_MODE_2500SGMII,
|
||
|
|
+ PHY_MODE_QSGMII,
|
||
|
|
PHY_MODE_10GKR,
|
||
|
|
PHY_MODE_UFS_HS_A,
|
||
|
|
PHY_MODE_UFS_HS_B,
|
||
|
|
+ PHY_MODE_PCIE,
|
||
|
|
};
|
||
|
|
|
||
|
|
/**
|