mirror of
git://git.musl-libc.org/musl
synced 2024-12-21 22:30:09 +00:00
0cd2be2314
the mode member of struct ipc_perm is specified by POSIX to have type mode_t, which is uniformly defined as unsigned int. however, Linux defines it with type __kernel_mode_t, and defines __kernel_mode_t as unsigned short on some archs. since there is a subsequent padding field, treating it as a 32-bit unsigned int works on little endian archs, but the order is backwards on big endian archs with the erroneous definition. since multiple archs are affected, remedy the situation with fixup code in the affected functions (shmctl, semctl, and msgctl) rather than repeating the same shims in syscall_arch.h for every affected arch.
91 lines
2.8 KiB
C
91 lines
2.8 KiB
C
#define __SYSCALL_LL_E(x) \
|
|
((union { long long ll; long l[2]; }){ .ll = x }).l[0], \
|
|
((union { long long ll; long l[2]; }){ .ll = x }).l[1]
|
|
#define __SYSCALL_LL_O(x) __SYSCALL_LL_E((x))
|
|
#define __SYSCALL_LL_PRW(x) 0, __SYSCALL_LL_E((x))
|
|
|
|
/* The extra OR instructions are to work around a hardware bug:
|
|
* http://documentation.renesas.com/doc/products/mpumcu/tu/tnsh7456ae.pdf
|
|
*/
|
|
#define __asm_syscall(trapno, ...) do { \
|
|
__asm__ __volatile__ ( \
|
|
"trapa #31\n" \
|
|
"or r0, r0\n" \
|
|
"or r0, r0\n" \
|
|
"or r0, r0\n" \
|
|
"or r0, r0\n" \
|
|
"or r0, r0\n" \
|
|
: "=r"(r0) : __VA_ARGS__ : "memory"); \
|
|
return r0; \
|
|
} while (0)
|
|
|
|
static inline long __syscall0(long n)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r0 __asm__("r0");
|
|
__asm_syscall(16, "r"(r3));
|
|
}
|
|
|
|
static inline long __syscall1(long n, long a)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r0 __asm__("r0");
|
|
__asm_syscall(17, "r"(r3), "r"(r4));
|
|
}
|
|
|
|
static inline long __syscall2(long n, long a, long b)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r5 __asm__("r5") = b;
|
|
register long r0 __asm__("r0");
|
|
__asm_syscall(18, "r"(r3), "r"(r4), "r"(r5));
|
|
}
|
|
|
|
static inline long __syscall3(long n, long a, long b, long c)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r5 __asm__("r5") = b;
|
|
register long r6 __asm__("r6") = c;
|
|
register long r0 __asm__("r0");
|
|
__asm_syscall(19, "r"(r3), "r"(r4), "r"(r5), "r"(r6));
|
|
}
|
|
|
|
static inline long __syscall4(long n, long a, long b, long c, long d)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r5 __asm__("r5") = b;
|
|
register long r6 __asm__("r6") = c;
|
|
register long r7 __asm__("r7") = d;
|
|
register long r0 __asm__("r0");
|
|
__asm_syscall(20, "r"(r3), "r"(r4), "r"(r5), "r"(r6), "r"(r7));
|
|
}
|
|
|
|
static inline long __syscall5(long n, long a, long b, long c, long d, long e)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r5 __asm__("r5") = b;
|
|
register long r6 __asm__("r6") = c;
|
|
register long r7 __asm__("r7") = d;
|
|
register long r0 __asm__("r0") = e;
|
|
__asm_syscall(21, "r"(r3), "r"(r4), "r"(r5), "r"(r6), "r"(r7), "0"(r0));
|
|
}
|
|
|
|
static inline long __syscall6(long n, long a, long b, long c, long d, long e, long f)
|
|
{
|
|
register long r3 __asm__("r3") = n;
|
|
register long r4 __asm__("r4") = a;
|
|
register long r5 __asm__("r5") = b;
|
|
register long r6 __asm__("r6") = c;
|
|
register long r7 __asm__("r7") = d;
|
|
register long r0 __asm__("r0") = e;
|
|
register long r1 __asm__("r1") = f;
|
|
__asm_syscall(22, "r"(r3), "r"(r4), "r"(r5), "r"(r6), "r"(r7), "0"(r0), "r"(r1));
|
|
}
|
|
|
|
#define SYSCALL_IPC_BROKEN_MODE
|