2016-01-21 19:08:54 +00:00
|
|
|
#define a_cas a_cas
|
2011-03-17 16:14:40 +00:00
|
|
|
static inline int a_cas(volatile int *p, int t, int s)
|
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__ (
|
|
|
|
"lock ; cmpxchg %3, %1"
|
2011-03-17 16:14:40 +00:00
|
|
|
: "=a"(t), "=m"(*p) : "a"(t), "r"(s) : "memory" );
|
|
|
|
return t;
|
|
|
|
}
|
|
|
|
|
2016-01-22 00:16:53 +00:00
|
|
|
#define a_swap a_swap
|
|
|
|
static inline int a_swap(volatile int *p, int v)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"xchg %0, %1"
|
|
|
|
: "=r"(v), "=m"(*p) : "0"(v) : "memory" );
|
|
|
|
return v;
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-22 00:16:53 +00:00
|
|
|
#define a_fetch_add a_fetch_add
|
|
|
|
static inline int a_fetch_add(volatile int *p, int v)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"lock ; xadd %0, %1"
|
|
|
|
: "=r"(v), "=m"(*p) : "0"(v) : "memory" );
|
|
|
|
return v;
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-22 00:16:53 +00:00
|
|
|
#define a_and a_and
|
|
|
|
static inline void a_and(volatile int *p, int v)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"lock ; and %1, %0"
|
|
|
|
: "=m"(*p) : "r"(v) : "memory" );
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-22 00:16:53 +00:00
|
|
|
#define a_or a_or
|
|
|
|
static inline void a_or(volatile int *p, int v)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"lock ; or %1, %0"
|
|
|
|
: "=m"(*p) : "r"(v) : "memory" );
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-21 19:08:54 +00:00
|
|
|
#define a_inc a_inc
|
2016-01-22 00:16:53 +00:00
|
|
|
static inline void a_inc(volatile int *p)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"lock ; incl %0"
|
|
|
|
: "=m"(*p) : "m"(*p) : "memory" );
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-21 19:08:54 +00:00
|
|
|
#define a_dec a_dec
|
2016-01-22 00:16:53 +00:00
|
|
|
static inline void a_dec(volatile int *p)
|
2011-02-12 05:22:29 +00:00
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"lock ; decl %0"
|
|
|
|
: "=m"(*p) : "m"(*p) : "memory" );
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-21 19:08:54 +00:00
|
|
|
#define a_store a_store
|
2011-02-12 05:22:29 +00:00
|
|
|
static inline void a_store(volatile int *p, int x)
|
|
|
|
{
|
2016-01-22 00:16:53 +00:00
|
|
|
__asm__ __volatile__(
|
|
|
|
"mov %1, %0 ; lock ; orl $0,(%%esp)"
|
|
|
|
: "=m"(*p) : "r"(x) : "memory" );
|
2011-02-12 05:22:29 +00:00
|
|
|
}
|
|
|
|
|
2016-01-21 19:08:54 +00:00
|
|
|
#define a_barrier a_barrier
|
2014-10-10 22:17:09 +00:00
|
|
|
static inline void a_barrier()
|
|
|
|
{
|
|
|
|
__asm__ __volatile__( "" : : : "memory" );
|
|
|
|
}
|
|
|
|
|
2016-03-30 01:22:52 +00:00
|
|
|
#define a_spin a_spin
|
2016-01-22 00:16:53 +00:00
|
|
|
static inline void a_spin()
|
|
|
|
{
|
|
|
|
__asm__ __volatile__( "pause" : : : "memory" );
|
|
|
|
}
|
|
|
|
|
2016-01-21 19:08:54 +00:00
|
|
|
#define a_crash a_crash
|
2011-08-23 13:37:39 +00:00
|
|
|
static inline void a_crash()
|
|
|
|
{
|
|
|
|
__asm__ __volatile__( "hlt" : : : "memory" );
|
|
|
|
}
|
2016-01-22 00:16:53 +00:00
|
|
|
|
|
|
|
#define a_ctz_64 a_ctz_64
|
|
|
|
static inline int a_ctz_64(uint64_t x)
|
|
|
|
{
|
|
|
|
int r;
|
|
|
|
__asm__( "bsf %1,%0 ; jnz 1f ; bsf %2,%0 ; add $32,%0\n1:"
|
|
|
|
: "=&r"(r) : "r"((unsigned)x), "r"((unsigned)(x>>32)) );
|
|
|
|
return r;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define a_ctz_l a_ctz_l
|
|
|
|
static inline int a_ctz_l(unsigned long x)
|
|
|
|
{
|
|
|
|
long r;
|
|
|
|
__asm__( "bsf %1,%0" : "=r"(r) : "r"(x) );
|
|
|
|
return r;
|
|
|
|
}
|