mirror of
https://git.ffmpeg.org/ffmpeg.git
synced 2024-12-23 15:53:08 +00:00
checkasm: add RISC-V vector width to arch info
This commit is contained in:
parent
42dd1f1cf1
commit
55aa81d5cc
@ -96,6 +96,8 @@
|
||||
|
||||
#if ARCH_AARCH64
|
||||
#include "libavutil/aarch64/cpu.h"
|
||||
#elif ARCH_RISCV
|
||||
#include "libavutil/riscv/cpu.h"
|
||||
#endif
|
||||
|
||||
#if ARCH_ARM && HAVE_ARMV5TE_EXTERNAL
|
||||
@ -993,6 +995,10 @@ int main(int argc, char *argv[])
|
||||
if (have_sve(av_get_cpu_flags()))
|
||||
snprintf(arch_info_buf, sizeof(arch_info_buf),
|
||||
"SVE %d bits, ", 8 * ff_aarch64_sve_length());
|
||||
#elif ARCH_RISCV && HAVE_RVV
|
||||
if (av_get_cpu_flags() & AV_CPU_FLAG_RVV_I32)
|
||||
snprintf(arch_info_buf, sizeof (arch_info_buf),
|
||||
"%zu-bit vectors, ", 8 * ff_get_rv_vlenb());
|
||||
#endif
|
||||
fprintf(stderr, "checkasm: %susing random seed %u\n", arch_info_buf, seed);
|
||||
av_lfg_init(&checkasm_lfg, seed);
|
||||
|
Loading…
Reference in New Issue
Block a user