mirror of https://git.ffmpeg.org/ffmpeg.git
sparc: VIS mnemonics
Currently, if VIS is enabled by configure, it will also be enabled at run-time regardless of its support in the hardware. Thus, masking VIS usage as it is done in vis.h by constructing binary instructions is pointless. Using normal VIS mnemonics in inline assembly allows to take advantage of automatic register allocation, gets rid of register variables, which are unsupported by suncc for SPARC, and improves code readability. Signed-off-by: Diego Biurrun <diego@biurrun.de>
This commit is contained in:
parent
259af1b923
commit
2768f7e4fe
|
@ -150,12 +150,9 @@ static inline int vis_level(void)
|
||||||
#define vis_m2r_2(op,mem1,mem2,rd) \
|
#define vis_m2r_2(op,mem1,mem2,rd) \
|
||||||
__asm__ volatile (#op "\t[%0 + %1], %%f" #rd : : "r" (mem1), "r" (mem2) )
|
__asm__ volatile (#op "\t[%0 + %1], %%f" #rd : : "r" (mem1), "r" (mem2) )
|
||||||
|
|
||||||
static inline void vis_set_gsr(unsigned int _val)
|
static inline void vis_set_gsr(unsigned int val)
|
||||||
{
|
{
|
||||||
register unsigned int val __asm__("g1");
|
__asm__ volatile("mov %0,%%asr19"
|
||||||
|
|
||||||
val = _val;
|
|
||||||
__asm__ volatile(".word 0xa7804000"
|
|
||||||
: : "r" (val));
|
: : "r" (val));
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -208,36 +205,19 @@ static inline void vis_set_gsr(unsigned int _val)
|
||||||
|
|
||||||
/* Alignment instructions. */
|
/* Alignment instructions. */
|
||||||
|
|
||||||
static inline const void *vis_alignaddr(const void *_ptr)
|
static inline const void *vis_alignaddr(const void *ptr)
|
||||||
{
|
{
|
||||||
register const void *ptr __asm__("g1");
|
__asm__ volatile("alignaddr %0, %%g0, %0"
|
||||||
|
|
||||||
ptr = _ptr;
|
|
||||||
|
|
||||||
__asm__ volatile(".word %2"
|
|
||||||
: "=&r" (ptr)
|
: "=&r" (ptr)
|
||||||
: "0" (ptr),
|
: "0" (ptr));
|
||||||
"i" (vis_opc_base | vis_opf(0x18) |
|
|
||||||
vis_rs1_s(1) |
|
|
||||||
vis_rs2_s(0) |
|
|
||||||
vis_rd_s(1)));
|
|
||||||
|
|
||||||
return ptr;
|
return ptr;
|
||||||
}
|
}
|
||||||
|
|
||||||
static inline void vis_alignaddr_g0(void *_ptr)
|
static inline void vis_alignaddr_g0(void *ptr)
|
||||||
{
|
{
|
||||||
register void *ptr __asm__("g1");
|
__asm__ volatile("alignaddr %0, %%g0, %%g0"
|
||||||
|
: : "r" (ptr));
|
||||||
ptr = _ptr;
|
|
||||||
|
|
||||||
__asm__ volatile(".word %2"
|
|
||||||
: "=&r" (ptr)
|
|
||||||
: "0" (ptr),
|
|
||||||
"i" (vis_opc_base | vis_opf(0x18) |
|
|
||||||
vis_rs1_s(1) |
|
|
||||||
vis_rs2_s(0) |
|
|
||||||
vis_rd_s(0)));
|
|
||||||
}
|
}
|
||||||
|
|
||||||
#define vis_faligndata(rs1,rs2,rd) vis_dd2d(0x48, rs1, rs2, rd)
|
#define vis_faligndata(rs1,rs2,rd) vis_dd2d(0x48, rs1, rs2, rd)
|
||||||
|
|
Loading…
Reference in New Issue