mirror of
https://github.com/dense-analysis/ale
synced 2024-12-18 12:25:17 +00:00
b8bf7b220d
* Added VHDL file support with ghdl compiler * Update ghdl.vim * Create vcom.vim * Create xvhdl.vim * Update xvlog.vim * Added documentation for VHDL & Verilog linters * Added tests to VHDL & Verilog linters
27 lines
599 B
Plaintext
27 lines
599 B
Plaintext
Before:
|
|
runtime ale_linters/vhdl/ghdl.vim
|
|
|
|
After:
|
|
call ale#linter#Reset()
|
|
|
|
Execute(The ghdl handler should parse lines correctly):
|
|
AssertEqual
|
|
\ [
|
|
\ {
|
|
\ 'lnum': 41,
|
|
\ 'col' : 5,
|
|
\ 'type': 'E',
|
|
\ 'text': "error: 'begin' is expected instead of 'if'"
|
|
\ },
|
|
\ {
|
|
\ 'lnum': 12,
|
|
\ 'col' : 8,
|
|
\ 'type': 'E',
|
|
\ 'text': ' no declaration for "i0"'
|
|
\ },
|
|
\ ],
|
|
\ ale_linters#vhdl#ghdl#Handle(bufnr(''), [
|
|
\ "dff_en.vhd:41:5:error: 'begin' is expected instead of 'if'",
|
|
\ '/path/to/file.vhdl:12:8: no declaration for "i0"',
|
|
\ ])
|