1
0
mirror of https://github.com/dense-analysis/ale synced 2024-12-22 06:10:07 +00:00
ale/test/handler/test_xvlog_handler.vader
John Gentile b8bf7b220d Add VHDL Support & Newer Verilog Linters ()
* Added VHDL file support with ghdl compiler
* Update ghdl.vim
* Create vcom.vim
* Create xvhdl.vim
* Update xvlog.vim
* Added documentation for VHDL & Verilog linters
* Added tests to VHDL & Verilog linters
2019-01-27 09:46:33 +00:00

19 lines
416 B
Plaintext

Before:
runtime ale_linters/verilog/xvlog.vim
After:
call ale#linter#Reset()
Execute(The xvlog handler should parse lines correctly):
AssertEqual
\ [
\ {
\ 'lnum': 5,
\ 'type': 'E',
\ 'text': '[VRFC 10-1412] syntax error near output '
\ },
\ ],
\ ale_linters#verilog#xvlog#Handle(bufnr(''), [
\ 'ERROR: [VRFC 10-1412] syntax error near output [/path/to/file.v:5]',
\ ])