mirror of
https://github.com/dense-analysis/ale
synced 2024-12-24 07:02:52 +00:00
b8bf7b220d
* Added VHDL file support with ghdl compiler * Update ghdl.vim * Create vcom.vim * Create xvhdl.vim * Update xvlog.vim * Added documentation for VHDL & Verilog linters * Added tests to VHDL & Verilog linters
20 lines
503 B
Plaintext
20 lines
503 B
Plaintext
Before:
|
|
call ale#assert#SetUpLinterTest('verilog', 'xvlog')
|
|
|
|
After:
|
|
unlet! b:command_tail
|
|
|
|
call ale#assert#TearDownLinterTest()
|
|
|
|
Execute(The executable should be configurable):
|
|
AssertLinter 'xvlog', ale#Escape('xvlog') . ' %t'
|
|
|
|
let b:ale_verilog_xvlog_executable = 'foobar'
|
|
|
|
AssertLinter 'foobar', ale#Escape('foobar') . ' %t'
|
|
|
|
Execute(The options should be configurable):
|
|
let b:ale_verilog_xvlog_options = '--something'
|
|
|
|
AssertLinter 'xvlog', ale#Escape('xvlog') . ' --something %t'
|