RepoMirrors
/
ale
mirror of https://github.com/dense-analysis/ale
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

#1674 - Alias verilog_systemverilog to verilog by default

This commit is contained in:
w0rp 2018-06-23 18:20:39 +01:00
parent 935740cf93
commit 0f377251dd
No known key found for this signature in database
GPG Key ID: 0FC1ECAA8C81CD83
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
autoload/ale/linter.vim
View File

@ -15,6 +15,7 @@ let s:default_ale_linter_aliases = {
\ 'csh': 'sh', \ 'csh': 'sh',
\ 'plaintex': 'tex', \ 'plaintex': 'tex',
\ 'systemverilog': 'verilog', \ 'systemverilog': 'verilog',
\ 'verilog_systemverilog': ['verilog_systemverilog', 'verilog'],
\ 'vimwiki': 'markdown', \ 'vimwiki': 'markdown',
\ 'zsh': 'sh', \ 'zsh': 'sh',
\} \}

1
doc/ale.txt
View File

@ -1125,6 +1125,7 @@ g:ale_linter_aliases *g:ale_linter_aliases*
\ 'csh': 'sh', \ 'csh': 'sh',
\ 'plaintex': 'tex', \ 'plaintex': 'tex',
\ 'systemverilog': 'verilog', \ 'systemverilog': 'verilog',
\ 'verilog_systemverilog': ['verilog_systemverilog', 'verilog'],
\ 'vimwiki': 'markdown', \ 'vimwiki': 'markdown',
\ 'zsh': 'sh', \ 'zsh': 'sh',
\} \}